Impacts of Thermo-Mechanical Stresses on Bumpless Chip in Stacked Wafer
Impacts of Si thickness on the stresses in dielectric polymer for COW structure were investigated for the first time.
Cracks are generated in high modulus dielectric polymer when Si thickness is 20 μm, where the FEA demonstrates high stresses in this structure.
ERR shows that the crack propagates toward Si chip corner, then progresses at the interface of polymer and Si.
On the COW structure, thinner Si chip and lower modulus polymer expand the process window. The cover polymer and Si are not displayed
